

Attorney Docket No.: CYPR-CD01220M

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Patent Application

Inventor(s):

Nemecek, et al.

Group Art Unit:

2123

Filed:

11/14/01

Examiner:

Proctor, Jason Scott

Application No.:

10/004,197

Title:

IN-CIRCUIT EMULATOR WITH GATEKEEPER BASED HALT CONTROL

Form 1449

U.S. Patent Documents

E	xaminer						Sub-	Filing
_ lr	nitial	No.	Patent No.	Date	Patentee	Class	class	Date
~~	< V/	Α	5,802,290	09/1998	Casselman, Steven M.	709	201	
	<i>- P</i>	В	2002/0156998	10/2002	Casselman, Steven M.	712	227	
	L_	С	2002/0156885	10/2002	Thakkar, Bina Kunal	709	224	
		D	2002/0116168	08/2002	Kim, Mahn Bok	703	28	
		Ε	6,058,263	05/2000	Voth, David W.	703	25	
		F_	6,144,327	11/07/00	Distinti et al.	341	126	8/12/97
		G	5,202,687	04/13/93	Distinti	341	158	6/12/91
		Н	5,691,898	11/1997	Rosenberg et al.	700	85	
		1	6,0034,538	03/2000	Abramovici, Miron	320	38	
	20	J	6,816,544	11/2004	Bailey et al.	375	222	
	COUP	K	6,967,960	11/2005	Bross et al.	370	410	
_	`	,						

		i orang	ir i atom or i ab	iisiied i Oreigii i ateili	. Application				
Examiner		Document	Publication	Country or		Sub-	Trans	lation	
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No	Ì
									١

Other Documents

Examiner		
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
DW	М	Bursky, "FPGA Combines Multiple Interfaces and Logic," Electronic Design, Vol 48 No. 20 pp.74-78 (2 October 2000)
JAP	N	Anonymous, "Warp Nine Engineering-The IEEE 1284 Experts-F/Port Product Sheet," undated web page found at http://www.fapo.com/fport.htm
PIP	0	Anonymous, F/Port: Fast Parallel Port for the PC: Installation Manual: Release 7.1", circa 1997, available for download from http://www.fapa.com/fport.htm
SNP	Р	CYPR-CD00182; "IN-SYSTEM CHIP EMULATOR ARCHITECTURE", 10/10/01 09/975,115; Snyder et al.
PN	Q	CYPR-CD00183; "CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING FPGA FOR IN-CIRCUIT EMULATION"; 10/10/01; 09/975,104; Snyder
PW	R	CYPR-CD00185; "EMULATOR CHIP-BOARD ARCHITECTURE AND INTERFACE"; 10/1/01; 09/975,030; Snyder et al.

S CYPR-CD00186; "METHOD FOR BREAKING EXECUTION OF TEST CODE IN A DUT AND EMULATOR CHIP ESSENTIALLY SIMULTANEOUSLY AND HANDLING COMPLEX BREAKPOINT EVENTS"; 10/10/01; 09/975,338; Nemecek et al.

| Date Considered | 7/2/2007

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

